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The effects of fluorine treatment on the charge-trapping characteristics of thin ZrO2 film are
investigated by physical and electrical characterization techniques. The formation of silicate
interlayer at the ZrO2/SiO2 interface is effectively suppressed by fluorine passivation. However,
excessive fluorine diffusion into the Si substrate deteriorates the quality of the SiO2/Si interface.
Compared with the ZrO2-based memory devices with no or excessive fluorine treatment, the one
with suitable fluorine-treatment time shows higher operating speed and better retention due to less
resistance of built-in electric field (formed by trapped electrons) against electron injection from the
substrate and smaller trap-assisted tunneling leakage, resulting from improved ZrO2/SiO2 and
SiO2/Si interfaces.VC 2014 AIP Publishing LLC. [http://dx.doi.org/10.1063/1.4873388]
Metal-oxide-nitride-oxide-silicon (MONOS)-type non-
volatile memory with discrete traps in the dielectric for
charge storage is considered as a promising candidate to
replace its floating-gate counterpart due to stronger scaling
ability and higher reliability. Recently, high-k dielectrics
have been proposed instead of conventional Si3N4 as
charge-trapping layer (CTL) to achieve lower operating volt-
age and higher charge-trapping efficiency.1–8 Among various
high-k dielectrics, Hf-based oxides (e.g., HfO2 and HfON)
have been extensively investigated as CTL mainly because
of its large conduction-band offset relative to SiO2
(DEc 2.0 eV), high k value (22), and compatibility with
CMOS processing.2–4 On the other hand, ZrO2 shows similar
dielectric properties as HfO2 but has higher k value (37).5
Consequently, there is an increasing interest in exploring
ZrO2 as CTL.
5,6 Wu et al. studied the charge-trapping char-
acteristics of ZrO2 with and without nitridation and found
that MONOS device with nitrided ZrO2 showed better per-
formance than that without nitridation due to nitrogen passi-
vation of the ZrO2 film.
5 Besides nitrogen, fluorine is also an
excellent passivant to remove oxide defects and strengthen
the dielectric films due to its very high electronegativity.9
Therefore, fluorination is an effective way to improve the
charge-trapping characteristics of dielectrics.7,8 In this work,
based on MONOS capacitors, the charge-trapping character-
istics of ZrO2 with and without fluorine incorporation are
studied. Detailed analysis of fluorine treatment on the device
performance is also carried out.
MONOS capacitors with Al/Al2O3/ZrO2/SiO2/Si were
fabricated on p-type (100) substrate. After the standard RCA
cleaning, 2-nm SiO2 tunneling oxide was grown on the
wafers by thermal dry oxidation. Then 3-nm ZrO2 was depos-
ited on the SiO2 by sputtering using a Zr target in an Ar/O2
(8/1) mixed ambient. Following that, some samples were
treated by a CHF3þO2 (10 SCCM/1 SCCM) plasma at 20W
for 150 s and 400 s, respectively. The low-concentration O2
was used to remove the carbon and hydrogen in the plasma.10
Then, 15-nm Al2O3 was deposited by atomic layer deposition
using trimethyl-aluminum (Al(CH3)3) and H2O as precursors
at 300 C. Following that, all the samples went through a
post-deposition annealing in N2 at 900
C for 30 s. Finally, Al
was evaporated and patterned as gate electrodes followed by
a forming-gas annealing at 300 C for 20min. The sample
without fluorine treatment was denoted as ZrO, while the
samples with 150-s and 400-s fluorine treatment were
denoted as LF-ZrO and HF-ZrO, respectively. In addition,
Al/Al2O3/SiO2/Si (denoted as MAOS) and Al/ZrO2/SiO2/Si
(denoted as MNOS) capacitors were also fabricated by the
same process to study the charge-trapping characteristics of
the ZrO2 film. The physical properties of the films with and
without fluorine treatment were analyzed by transmission
electron microscopy (TEM), secondary ion mass spectros-
copy (SIMS), and X-ray photoelectron spectroscopy (XPS).
The electrical characteristics of the devices were measured
by HP4284A LCR meter and HP4156A semiconductor pa-
rameter analyzer.
Fig. 1 shows the cross-sectional TEM image of the
MONOS capacitors with and without the fluorine treatment,
where the physical thickness remains the same after the fluo-
rine treatment, indicating negligible etching of the ZrO2 film
due to the low energy of the fluorine plasma treatment.
Fig. 2(a) displays the SIMS depth profile of the samples with
various fluorine-treatment times to evaluate the fluorine dis-
tribution. It is clear that fluorine is mainly located in the
ZrO2/SiO2 stack and decreases rapidly in the Si substrate,
indicating strong fluorine passivation in the ZrO2/SiO2 stack.
Also, the fluorine atoms diffuse more into the Si substrate for
longer fluorine-treatment time. This is consistent with the
XPS data in Fig. 2(b), where the Si 2p spectrum from the sub-
strate for the HF-ZrO sample shifts to higher binding energy
by 0.05 eV relative to those for the ZrO and LF-ZrO samples,
implying the formation of Si-F bonds. Fig. 2(c) shows the Zr
3d spectrum combined with curve-fitting lines. For the ZrO
sample, the Sr 3d spectrum displays distinct doublet at
184.7 eV (Zr 3d3/2) and 182.3 eV (Zr 3d5/2), agreeing with
Zr–O bonding in the ZrO2 film.
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the spectrum shifts to higher binding energy by 0.5 eV, indi-
cating that F is bonded with Zr. Moreover, the Zr spectrum
can be decomposed into two components, corresponding to
ZrO2 (182.3 eV for Zr 3d5/2) and Zr silicate formed by the
ZrO2/SiO2 interfacial reaction (182.7 eV for Zr 3d5/2).
Compared with the ZrO sample, the much smaller area of the
silicate component for the LF-ZrO and HF-ZrO samples indi-
cates negligible formation of the Zr silicate interlayer due to
sufficient fluorine passivation. The formation of the interlayer
consumes the SiO2 tunneling oxide, and also it has smaller
bandgap (6.6 eV) and more defects than thermally grown
SiO2 (8.9 eV).12,13 Therefore, an abrupt interface without
interlayer is desirable for good data retention.14
Fig. 3(a) displays the C-V loops under 68MV/cm
sweeping for the MAOS and MNOS samples. The trapped-





where DVFB is the memory window from the C-V loops, Cox
is the capacitance density of the samples, and q is the elec-
tron charge. The Qox for the MAOS and MNOS samples is
about 3.5 1010 cm2 and 1.1 1012 cm2, respectively.
The much higher Qox for the MNOS sample than that for the
MAOS one at the same operating condition indicates that the
charge-trapping site is mainly in the ZrO2 layer. In addition,
compared with the MAOS sample with counterclockwise
hysteresis loop, the MNOS one exhibits a clockwise hystere-
sis loop, suggesting that charges inject from the Al electrode
into the ZrO2 layer at the forward sweeping (from
8 MV/cm to þ8 MV/cm) mainly due to the smaller barrier
height at the Al/ZrO2 interface (DEC 1.6 eV for Al/ZrO2;
3.0 eV for Al/Al2O3).15 Fig. 3(b) depicts the 1-MHz C-V
hysteresis loops of the MONOS devices, where the memory
window for the ZrO, LF-ZrO, and HF-ZrO samples is 4.8V,
3.8V, and 5.1V, respectively. The smaller window for the
LF-ZrO sample than the ZrO sample is due to the suppressed
formation of interlayer by fluorine passivation,13 while the
largest window for the HF-ZrO sample suggests extra traps
generated by excessive fluorine treatment. The C-V curve of
the HF-ZrO sample shows more severe stretch-out character-
istic than the ZrO and LF-ZrO samples, implying its higher
interface-state density (Dit) at the SiO2/Si interface. Using
the Terman’s method,16 the HF-ZrO sample has an extracted
Dit of 7.4 1012 cm2, corresponding to 8.8% and 17.5%
higher than the ZrO sample (6.8 1012 cm2) and the
LF-ZrO sample (6.3 1012 cm2), respectively. Appropriate
fluorine incorporation can passivate the SiO2/Si interface,
FIG. 1. Cross-sectional TEM image for (a) the HF-ZrO and (b) ZrO
MONOS capacitors.
FIG. 2. (a) SIMS depth profile of
ZrO2/SiO2 on Si substrate with various
fluorine treatments. (b) XPS Si 2p
spectrum and (c) XPS Zr 3d spectrum
for the samples with and without fluo-
rine treatments.
162905-2 Huang, Shi, and Lai Appl. Phys. Lett. 104, 162905 (2014)
 This article is copyrighted as indicated in the article. Reuse of AIP content is subject to the terms at: http://scitation.aip.org/termsconditions. Downloaded to IP:  147.8.31.43
On: Wed, 23 Sep 2015 01:57:36
leading to the smallest Dit for the LF-ZrO sample.
9
However, owing to the high electronegativity of fluorine, ex-
cessive fluorine can distort and even cleave the Si-Si bonds
at the interface to form dangling Si bonds and Si-F bonds (as
demonstrated in Fig. 2),17,18 resulting in the highest Dit and
thus the largest window for the HF-ZrO sample.
Fig. 4(a) displays the gate leakage (JG) of the MONOS
devices as a function of electric field across SiO2 (EOX) by
applying positive gate voltage (VG), corresponding to elec-
tron injection from the substrate. The LF-ZrO sample has a
smaller leakage at low EOX than the ZrO and HF-ZrO sam-
ples due to fewer traps at/near its interface and thus reduced
trap-assisted tunneling. Moreover, the JG-EOX curve of the
HF-ZrO sample presents an obvious notch (denoted as A),
where JG decreases with EOX and then increases again. This
is associated with its high Dit at the SiO2/Si interface. Due to
Coulomb repulsion, electrons trapped by interface states can
form a built-in electric field (Ein) opposite to the external







where Qit is the trapped charge; e is the permittivity of the
dielectric that Ein passes through; and R represents the
distance between the trapped-charge centroid and the sub-
strate. Ein tends to block the electron injection and also elec-
trons filled in the shallow traps near the interface would flow
back into the substrate due to Ein, both of which can offset
the electron injection from the substrate. With increasing
EOX and establishing a balance between electron trapping
and de-trapping, JG increases with EOX again. A similar
notch (denoted as B) is also observed for the ZrO sample due
to high trap density at the ZrO2/SiO2 interlayer and high Dit
at the SiO2/Si interface. On the contrary, no notch in the
JG-EOX curve for the LF-ZrO sample suggests that its Ein is
weak and has little effect on electron injection, resulting
from the suppressed formation of interlayer at the ZrO2/SiO2
interface by the fluorine passivation as well as low Dit at the
SiO2/Si interface by avoiding excessive fluorine diffusion to
the Si substrate. For the ZrO and HF-ZrO samples, the traps
generated by the Zr-silicate interlayer and high interface
states lead to larger VFB shift (thus larger Qit) at low electric
field as shown in Fig. 4(b). Moreover, these trapped charges
at the ZrO2/SiO2 and SiO2/Si interfaces make the
trapped-charge centroid closer to the substrate compared
with those located in the ZrO2 film, thus resulting in stronger
Ein against electron injection according to Eq. (2). This is
consistent with the phenomenon that the JG of the LF-ZrO
FIG. 3. (a) 1-MHz C-V loops of the MNOS and MAOS devices under 68
MV/cm sweeping; (b) 1-MHz C-V loops of the MONOS devices under
612V sweeping.
FIG. 4. (a) JG as a function of EOX for the MONOS capacitors. The simu-
lated FN tunneling current through SiO2 tunneling oxide is also shown. (b)
VFB shift at low (4 MV/cm) and high (8 MV/cm) EOX. VFB shift is
defined as VFB  VFB0, where VFB is the flat-band voltage under stress, and
VFB0 is the flat-band voltage of the fresh device.
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sample increases more rapidly with EOX than those of the
ZrO and HF-ZrO samples, which becomes more obvious as
the Fowler-Nordheim (FN) tunneling current dominates JG
(FN current is exponentially proportional to electric field of
EOX-Ein).
19 It should be noted that the little impact of Ein on
electron injection from the substrate is beneficial to supply-
ing sufficient electrons for the memory device, thus contrib-
uting to the larger VFB shift (3.1V versus 2.8 V for ZrO,
2.5V for HF-ZrO) at high electric field for the LF-ZrO sam-
ple in Fig. 4(b). On the other hand, small leakage at low elec-
tric field normally indicates suppressed trap-assisted
tunneling under retention mode and thus is beneficial for
data retention. Therefore, the steeper JG-EOX characteristic
of the LF-ZrO sample is desirable for memory device to
achieve high operating speed as well as good data retention.
Fig. 5(a) displays the retention characteristics of the
MONOS capacitors, and the retention data for the ZrO sam-
ple with thicker SiO2 tunneling layer (SiO2 3.5 nm) are
also measured to study charge-loss paths under the retention
mode. The ZrO sample with thicker SiO2 shows excellent
data retention with no charge loss even after 104 s suggests
that no charge loss happens through the Al2O3 blocking layer
mainly due to its high quality with negligible traps.
Moreover, compared with the ZrO sample with thicker SiO2,
the ZrO one with thinner SiO2 (2.0 nm) shows worse data
retention, indicating that the charge loss is mainly deter-
mined by the tunneling SiO2 layer. As the operating tempera-
ture is raised from 25 C to 125 C, the charge-loss rate after
104 s (Qloss) increases from 3.9% to 21.2% for the LF-ZrO
sample; For comparison, the corresponding Qloss increases
from 19.9% to 32.6% and from 24.9% to 36.8% for the ZrO
and HF-ZrO samples, respectively. The lower Qloss of the
LF-ZrO sample demonstrates its better data retention. The
activation energy EA of the charge loss is also extracted from
the Arrhenius plot of the retention property in Fig. 5(b) to
gain more insight on the charge-loss mechanism. The much
smaller EA of the ZrO sample (0.041 eV) and HF-ZrO sam-
ple (0.050 eV) indicates that the charge-loss mechanism is
mainly based on tunneling process. which hardly depends on
temperature.20 For the ZrO and HF-ZrO samples, the elec-
trons trapped at the ZrO2/SiO2 or SiO2/Si interface are close
to the substrate, thus easily escaping back to the substrate,
because the tunneling probability increases exponentially
with decreasing barrier height and tunneling distance
between the trapped electrons and the substrate. Also, the
traps at the ZrO2/SiO2 and SiO2/Si interfaces can act as a
medium to facilitate the escaping of electrons from the CTL
to the substrate by trap-assisted tunneling. On the contrary,
the trapped electrons in the LF-ZrO sample cannot move eas-
ily by tunneling but have to be thermally activated to the
conduction band of the CTL before tunneling to the substrate
(due to the larger distance of the trapped charges in the ZrO2
film from the substrate as well as high-quality ZrO2/SiO2
and SiO2/Si interfaces), thus resulting in larger EA
(0.17 eV) and better data retention.
In summary, the effects of fluorine treatment on the
charge-trapping characteristics of thin ZrO2 film are investi-
gated. Compared with the memory devices with no or exces-
sive fluorine treatment, the one with suitable fluorine
treatment time shows better characteristics due to suppressed
interlayer growth by fluorine passivation of the ZrO2/SiO2
interface and also fewer interface states by avoiding exces-
sive fluorine diffusion to the substrate. Therefore, ZrO2 film
with appropriate fluorine incorporation is a promising candi-
date as CTL for high-performance nonvolatile memory
applications.
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